By Topic

High Performance and Low Power Synthesis Approach for ACTEL based FPGAs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Marik, M. ; IBM Global Services, Bangalore ; Pal, A.

This paper presents a novel logic synthesis and technology mapping approach for Actel-1 MUX-based Field Programmable Gate Arrays (FPGAs) for low power and high performance applications. To deal with functions of large number of variables, decomposed BDD representation has been used. As there is one-to-one correspondence between the BDD representation and the 2-to-l MUX realization, BDD representation allows the use of simple and efficient algorithm for technology mapping to MUX-based FPGAs. Several optimization techniques have been adopted in technology independent and technology mapping phases to minimize area, delay and power dissipation of the realized circuits. Performance of the proposed approach has been compared with the help of experimental results on a large number of ISCAS benchmark circuits.

Published in:

TENCON 2005 2005 IEEE Region 10

Date of Conference:

21-24 Nov. 2005