By Topic

Design Methodology for CMOS Low-Noise Amplifiers Using Power Matching Techniques

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Gusad, M. ; Dept. of Electr. & Electron. Eng., Philippine Univ., Quezon ; Alarcon, L.P.

In this paper, a methodology in designing CMOS low-noise amplifiers (LNAs) is proposed. Three power- matching techniques are considered in the design of the LNA. These are: (1) matching for maximum available gain, (2) matching for a constant gain, and (3) matching for stability. Using a 0.25 mum CMOS process, several LNA circuits employing the common-source topology with cascode configuration are designed, implemented, fabricated, and tested. The performance of LNA circuits designed using the three different techniques are characterized. Simulation and actual measurement results are also compared and analyzed to determine the capability of the simulator to predict the LNA's overall performance at radio frequencies.

Published in:

TENCON 2005 2005 IEEE Region 10

Date of Conference:

21-24 Nov. 2005