By Topic

Low-Power High-Level Data-Flow Synthesis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Guanjun Wang ; College of computer science and technology, Harbin Engineering University, Harbin 150001, China. ; Tao Zhou

A high-level data-flow synthesis method with low power based on Horner form is presented. The function describing of circuit used Horner form is then transformed to get the final polynomial form, to schedule, allocate and binding the data-flow based on Horner form. Reduce power consuming according to reduce the length of interconnect wire and consider the effect of binding and layout in the process of synthesis. A better result is then got under the limit of performance and area. At last an experiment is given and improved its efficiency

Published in:

2006 International Conference on Computational Intelligence and Security  (Volume:2 )

Date of Conference:

3-6 Nov. 2006