By Topic

On the testability of CMOS circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Macii, E. ; Dept. of Electr. & Comput. Eng., Colorado Univ., Boulder, CO, USA ; Xu, Q.

To ensure very reliable, high-quality CMOS products, adequate design strategies are required to make the circuits easily testable for all defects that may occur during the fabrication process. The authors first examine what kind of input patterns have to be used to detect stuck-open faults in CMOS circuits. Then they consider the testability problems that one can encounter when CMOS devices are used in the realization of digital systems. In particular, they study how testability can be insured in circuits containing stuck-open defects. Finally, they propose some solutions to the testability problem of CMOS circuits affected by potential glitches and charge sharing

Published in:

Communications, Computers and Signal Processing, 1993., IEEE Pacific Rim Conference on  (Volume:2 )

Date of Conference:

19-21 May 1993