By Topic

Using CAD Tools in the Design of CRISP

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ditzel, D.R. ; AT&T Bell Laboratories ; Berenbaum, A.D.

CRISP is a high-performance 32-bit RISC microprocessor that uses 172,163 transistors in a 1.75¿m CMOS technology. The large chip size of 10.35 mmx 12.23 mm and complexity of the design required an extensive top-down approach in a set of integrated design tools. CAD tools ranged from an instruction set interpreter to detailed timing simulation. Practical problems encountered include communication among different tools and limits on process size, file size, and total compute time. Use of both symbolic compaction and physical layout, while improving initial efficiency, created problems later in the design.

Published in:

Design & Test of Computers, IEEE  (Volume:4 ,  Issue: 3 )