Cart (Loading....) | Create Account
Close category search window
 

A New Parallel Test Approach for Large Memories

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Sridhar, T. ; Texas Instruments

Memory test times¿and thus test costs¿are increasing rapidly as the size of the memories grows each year. Testability techniques therefore must be developed to reduce the test time without compromising the test quality. This article presents an approach that meets this goal using parallel signature analyzers (PSAs). PSAs can access more data cells in parallel than I/O pins can, and the approach's parallelism reduces the test time. The proposed method is analyzed with respect to test time, test quality, and silicon area penalty.

Published in:

Design & Test of Computers, IEEE  (Volume:3 ,  Issue: 4 )

Date of Publication:

Aug. 1986

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.