By Topic

VHDL - Feature Description And Analysis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Aylor, J.H. ; University of Virginia ; Waxman, R. ; Scarratt, C.

In the summer of 1981, the Institute for Defense Analysis arranged a workshop to initiate the development of requirements for a modern hardware description language. Much effort has since been expended developing those requirements and implementing a VHSIC hardware description language (or VHDL). VHSIC is a Department of Defense program dealing with very high speed integrated circuits. One part of this effort analyzed existing languages and their environments, extracting major advantages of each. This analysis sought to ensure that no current hardware description language capabilities had been overlooked in developing VHDL. We will present the features needed in a modern hardware description language, and describe eight hardware description languages¿examining each to determine its features. We will also analyze VHDL with respect to the language features described.

Published in:

Design & Test of Computers, IEEE  (Volume:3 ,  Issue: 2 )