By Topic

Teradyne's J967 VLSI Test System: Getting VLSI to the Market on Time

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Ponik, W. ; Teradyne, Inc.

The J967 is the newest of Teradyne's J900 series of VLSI test systems. It provides flxible timing and formating; fact accurate parametric tests; and automatic calibration to devices with fewer than 200 leads and bus speeds of up to 20 MHz. The 36 timing generators and 1024 timing sets reduce the need for multiple passes or multiple programs to test a device. The J967's intergrated software includes the Berkeley 4.2BSD Unix operating system, T900 test language, automatic data loging, a test analysis program, and Testsim, a software simulation of the J967 for offline debuging.

Published in:

Design & Test of Computers, IEEE  (Volume:2 ,  Issue: 6 )