By Topic

Combining Genetic Algorithms Based Task Mapping and Optimal Voltage Selection for Energy-Efficient Distributed System Synthesis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Yongpan Liu ; Dept. of Electron. Eng., Tsinghua Univ., Beijing ; Huazhong Yang ; Rong Luo ; Hui Wang

Energy consumption has become one of dominant design concerns in distributed embedded systems. Dynamic voltage scaling (DVS) techniques have been proved to be quite effective in reducing both dynamic and static power consumption simultaneously. Thus, integrating processing elements (PEs) supporting DVS techniques into distributed embedded systems synthesis becomes an imperative way to make an energy-efficient design budget. In this paper, we propose a synthesis framework, which integrates task mapping, scheduling and voltage selection together to minimize energy consumption of distributed systems. Genetic algorithms based task mapping are deployed to do task mapping in the outer loop, which can maximize the energy saving possibilities. A nonlinear programming based optimal voltage selection engine is then used in the inner loop. Unlike previous approaches, this combination is the first time to be implemented, and relevant experiment results show that, comparing to separate synthesis flows, up to 40% more energy savings are achieved

Published in:

Communications, Circuits and Systems Proceedings, 2006 International Conference on  (Volume:3 )

Date of Conference:

25-28 June 2006