Referenced Items are not available for this document.
CMOS divider and four-quadrant multiplier circuits using the pool circuits are presented. Using CMOS differential amplifiers and MOS transistors biased in the saturation region, the new analog divider and multiplier are presented. Experimental and simulation results are given-to verify the theoretical analyses. The proposed circuits are expected to be useful in analog signal processing applications
Published in:
Solid-State Circuits, IEEE Journal of
(Volume:30
,
Issue:
9
)
Date of Publication: Sep 1995
- Page(s):
- 1025 - 1029
- ISSN :
- 0018-9200
- INSPEC Accession Number:
- 5053323
- Digital Object Identifier :
- 10.1109/4.406403
- Date of Current Version :
- 06 August 2002
- Issue Date :
- Sep 1995
- Sponsored by :
- IEEE Solid-State Circuits Society
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
