By Topic

Improving the performance of an FPGA based Model design for sensor monitoring using PlanAhead tool

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Khalil Arshak ; Dept. Electronic and Computer Eng, University of Limerick, Limerick, Ireland. khalil.arshak@ul.ie ; Essa Jafer ; Christian Ibala

The study in this paper is focused on the improvement of a field programmable gate arrays (FPGA) based design using a hierarchical analysis tool offered by XILINX PlanAheadtrade. During this work, PlanAhead software is used to address any problems on the physical side of our FPGA design flow in order to add more visibility and control. The target system is reading analog information recorded by a biomedical sensor in a transmitting unit attached to the patient. The recorded data is converted digitally using analog to digital converter (ADC) and sent to FSK transmitter through FPGA. Verilog HDL has been used to develop and implement the required functions of the FPGA, such as bus interfacing, data buffering, compression and framing. The system performance has been optimized using a recent comprehensive tool in order to reach and maintain the goals of the design

Published in:

2006 IEEE International Behavioral Modeling and Simulation Workshop

Date of Conference:

14-15 Sept. 2006