By Topic

An I/Q based CMOS Pulsed Ultra Wideband Receiver Front End for the 3.1 to 10.6 GHz Band

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Wim Vereecken ; Katholieke Universiteit Leuven, ESAT-MICAS, B-3001 Leuven, Belgium. Tel: +32 16 321070, Fax: +32 16 321975, Email: ; Michiel S. J. Steyaert

A pulsed ultra wideband receiver front end for the 3.1 to 10.6 GHz band is implemented in a main-stream 0.18 mum CMOS technology. The monolithic UWB receiver incorporates a mixed-signal multiphase clock generator together with an analog demodulation and amplifier chain on a die of 1.4times1.4 mm2. A dual in-phase/quadrature (I/Q) receiver approach, enabling phase modulation of the UWB impulses, is presented and experimentally demonstrated. The design is optimized to cope with the large bandwidths at the RF input stage and the output buffers are able to directly drive an external analog-to-digital converter (ADC). The receiver consumes 120 mW from a single 1.8 V power supply and is capable to detect 107 M pulses per second. Data transfer up to 428 Mbit/s is possible when a 16-PSK modulation scheme is applied, but can be easily scaled down according to the actual signal-to-noise (SNR) parameters

Published in:

2006 IEEE International Conference on Ultra-Wideband

Date of Conference:

24-27 Sept. 2006