By Topic

On-Chip Integrated Antennas - The First Challenge for Reliable on-Chip Wireless Interconnects

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Yuxin Wang ; ECE Dept., Rochester Univ., NY ; Makadia, D. ; Margala, M.

This paper presents a feasibility study of on-chip integrated antennas design for wireless interconnects. First the state-of the-art of on-chip integrated antenna designs are reviewed based on the low cost mainstream silicon process technologies. Then, several structures of on-chip antennas have been analyzed, using Sonnet Suites. The simulation results provide the design guidelines for further wireless interconnect realization with CMOS technology

Published in:

Electrical and Computer Engineering, 2006. CCECE '06. Canadian Conference on

Date of Conference:

7-10 May 2006