By Topic

The application of parallel DSP architectures to radar signal processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Tulodziecki, J. ; Marconi Radar Syst. Ltd., Chelmsford, UK

Increasing requirements for radar system performance have led to the need for improvements in signal processing computational capacity. Coupled with the need for flexibility and adaptability of programmable solutions this has led to the development of parallel DSP architectures. Such solutions offer potential benefits for fault tolerant and scalable systems. Marconi Radar Systems has implemented massively parallel signal processing architectures based on the Inmos Transputer and Texas Instruments TMS320C40 devices. The characteristics of each device differ in ways which offer advantages for certain architectural configurations and applications. Examples are given from practical experience. Issues such as processing bandwidth, CPU architecture, communications bandwidth and topology, multi-processor support and development environment are considered. Future trends in algorithms and architectures are discussed. The coupling between these two design factors is seen to depend on the development of an automated parallel DSP design environment

Published in:

Multiprocessor DSP (Digital Signal Processing) - Applications, Algorithms and Architectures, IEE Colloquium on (Digest No.1995/116)

Date of Conference:

31 May 1995