A 200 ps 0.5 /spl mu/m CMOS gate array family with high speed modules

A 0.5 /spl mu/m CMOS gate array family with high speed modules is discussed. Measured access time of the 8 Kbit 2-port metallized RAM is 6.3 ns. Simulated access time of the 16 Kbit diffused RAM is 5.5 ns. Propagation delay time of the 2-input NAND is 200 ps at a standard load. Use of high performance internal logic circuits, high speed compiled RAM, improved GTL (Gunning Transceiver Logic), and PLL (Phase Locked Loop) realizes operation of over 100 MHz at 3.3 V. This 3F (Flexible, Fast, and Friendly) ASIC family can be applied to high speed processors in workstations and graphics equipment.<
>