Close category search window
 

Using HYPER to teach datapath design techniques in an ASIC design course

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Reese, B. ; Dept. of Electr. & Comput. Eng., Mississippi State Univ., MS, USA

HYPER is a high level synthesis tool available from UC Berkeley for real-time, datapath intensive architectures such as those found in digital signal processing and video imaging applications. We have used HYPER as an adjunct tool in our ASIC design course for illustrating area versus time versus power tradeoffs in datapath design. These design tradeoffs can be explored via HYPER's wide range of transformation capabilities which include pipelining, retiming, constant multiplication expansion, time-loop unrolling and various algebraic law transformations

Published in:
ASIC Conference and Exhibit, 1994. Proceedings., Seventh Annual IEEE International

Date of Conference: 19-23 Sep 1994

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.