By Topic

A VLSI design and cost analysis of broadband ATM switch elements

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Hong Shi ; Dept. of Electr. Eng., Columbia Univ., New York, NY, USA ; Ennis, D. ; Fernandez, S. ; Zukowski, C.
more authors

This paper presents a design of a combined input/output-buffered ATM switch. Its basic elements are implemented using CMOS technology and HDL-based design. The impact of the system and implementation parameters on silicon area and transistor count is studied in detail for the first time, and VLSI cost functions are proposed. The purpose of this paper is to provide a VLSI cost analysis for a novel switch design optimization methodology, proposed in another paper

Published in:

ASIC Conference and Exhibit, 1994. Proceedings., Seventh Annual IEEE International

Date of Conference:

19-23 Sep 1994