By Topic

Design of a processor bus interface ASIC for the stream memory controller

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
McGee, S.W. ; Ross Technol. Inc., Austin, TX, USA ; Klenke, R.H. ; Aylor, J.H. ; Schwab, A.J.

The Stream Memory Controller (SMC) is an experimental memory interface which allows hardware-assisted memory access reordering for vector computations in order to maximize the efficiency of the system memory bus. This paper describes the design and test strategies for the SMC Processor Bus Interface (PBI) and FIFO logic ASIC. This IC is designed as part of a daughter card attachment to a 40 MHz Intel i860 system. The entire integrated circuit design was completed in a top-down design environment using VHDL for synthesis and a target process of 0.75 μm. The design includes SRAM elements, combinatorial logic, and state machine components. This ASIC is the first in a series of ICs intended as a proof-of-concept of the SMC based system

Published in:

ASIC Conference and Exhibit, 1994. Proceedings., Seventh Annual IEEE International

Date of Conference:

19-23 Sep 1994