By Topic

Neural Network Simulation and Evolutionary Synthesis of QCA Circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Omar Paranaiba Vilela Neto ; Dept. of Engenharia Eletrica, Pontificia Univ. Catolica do Rio de Janeiro ; Marco Aurelio C. Pacheco ; Carlos R. Hall Barbosa

CMOS technology miniaturization limits have promoted research on new alternatives which can keep the technologically advanced level of the last decades. Quantum-dot cellular automata (QCA) is a new technology in the nanometer scale that has been considered as one of these alternatives. QCA have a large potential in the development of circuits with high space density and low heat dissipation and allow the development of faster computers with lower power consumption. Differently from conventional technologies, QCA do not codify information by means of electric current flow, but rather by the configuration of electrical charges in the interior of the cells. The Coulomb interaction between cells is responsible for the flow of information. This paper proposes the use of computational intelligence techniques in the simulation and in the automatic synthesis of QCA circuits. The first results show that these techniques may play an important role in this research area since they are capable of simulating efficiently and fast, synthesizing optimized circuits with a reduced number of cells. Such optimization reduces the possibility of failures and guarantees higher speed

Published in:

IEEE Transactions on Computers  (Volume:56 ,  Issue: 2 )