By Topic

Compact Implementation of a Sum-of-Sinusoids Rayleigh Fading Channel Simulator

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Alimohammad, A. ; Dept. of Electr. & Comput. Eng., Alberta Univ., Edmonton, Alta. ; Cockburn, B.F.

The demanding performance requirements of wireless applications along with the increasing computational complexity of baseband algorithms have greatly increased system simulation loads. A channel simulator is an essential component in the development and accurate performance evaluation of wireless systems. This paper presents an improved hardware implementation of a Rayleigh fading channel simulator. The simulator uses only 1% of the Xilinx Virtex2P XC2VP100-6 field-programmable gate array (FPGA) and operates at up to 211 MHz, generating 211 million accurately distributed complex fading coefficients per second. Our fading channel simulator is 506 times faster than a software-based simulator written in C language running on a 3.4-GHz Pentium 4 processor. The fading Q simulator layout in 90-nm CMOS technology occupies 356,409 mum2 of silicon area when the operating rate target is 500 MHz

Published in:

Signal Processing and Information Technology, 2006 IEEE International Symposium on

Date of Conference:

Aug. 2006