By Topic

Implicit Sampling Analog-to-Digital Converter

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Whitehouse, H.J. ; Information Systems Laboratories, hwhitehouse@islinc.com

A low-temperature superconductor multi-bit implicit-sampling analog-to-digital converter (ADC) architecture is proposed for wide bandwidth RF applications. The architecture selected differs in several respects from both an explicit-sampling Nyquist ADC and an over-sampling ADC. A high-speed axis-crossing detector senses the difference between the input signal and an appropriate reference signal that determines the sampling rate and quantization scheme. The reference signal is chosen to have a peak-to-peak amplitude greater than the expected signal and a fundamental frequency greater than the Nyquist rate for the input. When the reference is a recurring linearly-increasing ramp then the ADC is a linear quantizer. When the reference signal is a sinusoid then the ADC is a companding quantizer and encodes the arcsine of the sample value. Since the times that the samples are taken depend on the value of the samples these variable sample time ADCs are referred to as implicit sampling converters

Published in:

Digital Signal Processing Workshop, 12th - Signal Processing Education Workshop, 4th

Date of Conference:

24-27 Sept. 2006