By Topic

On Determination of Optimal Distributions of Carry Skips in Adders

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Stanislaw Majerski ; Instytut Maszyn Matematycznych, Warsaw, Poland.

The methods for determining the carry skip distributions in the adders with the minimum carry propagation time and the minimum number of carry skip circuits for a given carry propagation time are presented on the assumption that every adder position is comprised either in one skip at most or in two skips at most. Two types of adders with carry skips and each of them without and with end-around-carry are considered. The first one is a classical type of adder composed of identical one-position adders, the second is a NOR-gate adder containing 6 NOR-gates for one adder position only, and 1 NOR-gate for one position of the carry line only. These numbers of gates in the adder result in its economical advantages and relatively small carry propagation time as compared with many other adders. The presented skip distributions demand a relatively small number of skips and give a significant reduction in the carry propagation time.

Published in:

IEEE Transactions on Electronic Computers  (Volume:EC-16 ,  Issue: 1 )