Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. For technical support, please contact us at We apologize for any inconvenience.
By Topic

Tunnel Diode Delay-Line Memory

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Harris, H.H. ; Components Division, IBM Corporation, Poughkeepsie, N.Y. ; Pricer, W.D.

This paper describes a memory system wherein bits of information are stored serially in time on electrical delay lines, The simplicity and speed of the basic storage cell makes large high-speed stores of this sort feasible. The paper stresses the basic principles of operation. A brief description of one such system model built to demonstrate these principles is included.

Published in:

Electronic Computers, IEEE Transactions on  (Volume:EC-13 ,  Issue: 3 )