By Topic

A computer-aided design framework for superconductor circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Khalaf, M. ; Dept. of Electr. Eng. & Comput. Sci., California Univ., Berkeley, CA, USA ; Whiteley, S. ; Van Duzer, T.

This report describes a Computer-Aided Design (CAD) framework for superconducting digital circuits that will automatically transform a high-level combinational circuit description to a gate-level netlist. The framework involves enhancing the current semiconductor logic synthesis CAD tools developed at UC Berkeley (SIS) for application to superconductor digital circuits. The issues specific to superconducting circuits at the synthesis level include the use of multi-phase ac clocking for combinational logic, latching behavior with resetting time constraints, and dual-rail noninverting logic.<>

Published in:

Applied Superconductivity, IEEE Transactions on  (Volume:5 ,  Issue: 2 )