Cart (Loading....) | Create Account
Close category search window
 

Performance analysis of low power high speed pipelined adders for digital ΣΔ modulators

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Bhansali, P. ; Dept. of Electr. Eng., Indian Inst. of Technol., Kanpur ; Hosseini, K. ; Kennedy, M.P.

The carry skip adder (CSA) is widely assumed to outperform the carry lookahead adder (CLA) in terms of power and area. However, for pipelined adders used in digital SigmaDelta modulators (DDSM), it is shown that the CLA has similar performance to the CSA architecture when low bit blocks are used. Furthermore, the CSA outperforms the CLA in terms of glitch content and hence the CSA is more suitable for the operational frequencies of DDSMs

Published in:

Electronics Letters  (Volume:42 ,  Issue: 25 )

Date of Publication:

December 7 2006

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.