By Topic

A Processor for Genetic Algorithm using Dynamically Reconfigurable Memory

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kanasugi, A. ; Dept. of Electron., Tokyo Denki Univ., Saitama ; Tsukahara, A.

This paper proposes a novel processor for genetic algorithm (GA) using dynamically reconfigurable memory. In general GA, number of population is always constant. However, accuracy of solution is low at first-half stage. Therefore, the number of population is doubled at the expense of accuracy of solution, and the searching ability is improved at first-half stage in the proposed GA processor. Then, the number of population is reduced by half, and the accuracy is improved at second-half stage. As a result, the searching ability is improved without increasing memory capacity. The proposed GA processor was designed by using VHDL and simulated. The effectiveness of proposed architecture was confirmed with examples

Published in:

Hybrid Information Technology, 2006. ICHIT '06. International Conference on  (Volume:1 )

Date of Conference:

9-11 Nov. 2006