By Topic

SRC-based Cache Coherence Protocol in Chip Multiprocessor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Haixia Wang ; Tsinghua University, China ; Dongsheng Wang ; Peng Li

How to improve the scalability of snooping protocol and reduce the memory access latency of directory-based protocol are critical problems for performance optimization of multiprocessor systems. In this paper, we present an SRC (sharing relation cache)-based protocol for chip multiprocessor architecture, in which protocol SRC is used to cache recently appeared sharing relations in case reuse in the near future. A two-phase write scheme is introduced to allow SRC-based protocol applicable not only in in-order network but also out-order network topology. By making full use of the temporal locality of sharing relations among processors, SRC-based protocol can heavily reduce the message traffic in CMP cache coherence protocols compared with snooping protocol. At the same time, SRC-based protocol has better memory access latency than directory-based protocol

Published in:

2006 Japan-China Joint Workshop on Frontier of Computer Science and Technology

Date of Conference:

Nov. 2006