By Topic

A System-level Network-on-Chip Simulation Framework with Analytical Interconnecting Wire Models

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Jinwen Xi ; Dept. of ECE, Michigan State Univ., East Lansing, MI ; Peixin Zhong

This paper presents a system-level network-on-chip simulation framework employing transaction-level communication fabric models, such as routers and links, to achieve high simulation speed and provide NoC's latency and throughput information. This framework integrates an analytical interconnecting wire model to estimate the wire delay and its overall influence to the system performance and power properties in early design stages. SystemC provides the infrastructure to integrate transaction-level NoC model and analytical wire model seamlessly, making it easy to refine. 6 deep-submicron CMOS processes from 180nm to 45nm are used to evaluate the performance/power of NoC considering the interconnecting wire models, and wire's latency is estimated to be ~5X more than the router's in sub-100nm processes, and it brings 33.1% in average bandwidth degradation. Temporal and spatial NoC power analysis with wire models under different traffics provides more power implications for designers in early design stages

Published in:

Electro/information Technology, 2006 IEEE International Conference on

Date of Conference:

7-10 May 2006