By Topic

Feasibility Study of a SiP for High Performance and Reliability Product Application

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Priest, J. ; Cisco Syst., Inc., San Jose, CA ; Ahmad, M. ; Li Li ; Jie Xue
more authors

For specific applications, there can be significant performance advantages when using a SiP (system in package). With the proper silicon functional partitioning, well controlled interconnect medium, and well tuned interface design; the data bandwidth can be increased by both speed and width. The disadvantages of SiPs are increased risks in reliability, manufacturability, and difficulty with test access, repair, and rework. The subsystem within the package is a flipchip ASIC die, and four packaged memory components. This allows the memory to be tested at-speed and burned in prior to assembly in the SiP. The feasibility study resulted in a combination of physical design tradeoffs, and reliability assessment of a test vehicle. The substrates were evaluated for routability, signal and power integrity. A custom electrical interface was specified for the chips to maximize bandwidth of the system. Package coplanarity, thermal mechanical integrity, and long term reliability were also examined. Preliminary results were presented

Published in:

High Density Microsystem Design and Packaging and Component Failure Analysis, 2005 Conference on

Date of Conference:

27-29 June 2005