Cart (Loading....) | Create Account
Close category search window

Switch Design and Implementation for Network-on-Chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Qiang Ye ; Royal Institute of Technology, Stockholm, Sweden; Isafjordsgatan 39, 164 40 Stockholm, Sweden. ; Liu, J. ; Li-Rong Zheng

When Network on Chip (NoC) is being developed in recent years, new challenges are accruing since a large number of heterogeneous cores are integrated on a single silicon die. On-chip switching networks seem to be one scalable global interconnection solution for SoC. Packet switching is becoming predominant in today's NoC, the main advantage is that it supports many cores communicating simultaneously without dedicated data paths. Disadvantages are also obvious, packets may get lost in transmission since there are no predictable paths between cores. It takes extra time to reorder packets after they arrive at destination. Therefore, packet switching is not used for the multicast-supporting (MS) and guaranteed-throughput (GT) switching networks that require restricted latency and reliable data transmission. Time-space-time (TST) switch ¿ designed for circuit switching networks using time division multiplexing (TDM) scheme is used in our MS & GT switching network. With this architecture, data can be efficiently transmitted in restricted channels and arrive after a constant latency. In the multimessage multicasting TST switch supporting messages with one sender and multiple receivers, each input buffer has only one read port, meaning that only one memory location can be accessed each clock cycle. To make the read/write operations parallel and hence reduce the demand on read/write bandwidth, scheduling is required. The switch employs an approximation algorithm for multimessage multicasting since scheduling of multicast communication is an NP-hard problem. With an approximation bound of qd + f1/q(d - 1) for fan-out f¿3, the throughput increases when the data width grows.

Published in:

High Density Microsystem Design and Packaging and Component Failure Analysis, 2005 Conference on

Date of Conference:

June 2005

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.