By Topic

Apply Difference Analysis to Nano-Probing Technique for Reasoning Erratic Defect out in Integrated Circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Garfield Shen ; Taiwan Semiconductor Manufacture Company, Ltd., Taiwan, 1, Nan-Ke North Rd., Tainan Science Park, Tainan, Taiwan 741-44, R.O.C. Phone: (886)-3-5636688 Fax: (886)-6-5052057. Email: ; Kevin Chuang

The purpose of this paper is to present a novel deductive methodology, which is accomplished by applying difference analysis to nano-probing technique. This methodology would like to resolve the erratic device with a tailing failure or puzzling feature, but not only to check if the suspect had incorrect characteristic or mismatched transistor parameters

Published in:

2006 13th International Symposium on the Physical and Failure Analysis of Integrated Circuits

Date of Conference:

3-7 July 2006