By Topic

Model Based Verification of SystemC Designs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Haja Moinudeen ; Department of Electrical and Computer Engineering, Concordia University, 1455 de Maisonneuve, West, Montreal, Quebec H3G 1M8, Email: haja ; Ali Habibi ; Sofiene Tahar

Recent advancement in system-on-chip design leads to the promotion of system level languages such as SystemC. This latter enables rapid prototyping and fast simulation in comparison to the classical register transfer level (RTL) based approach. Intuitively, from a verification point of view, faster simulation induces better coverage results. In this paper, we propose a methodology to verify SystemC designs. We propose an automatic generation procedure of the system's finite state machine (FSM) from SystemC. The generated FSM is then used to produce test suites allowing functional testing of SystemC designs. Furthermore, the same FSM is used to perform conformance testing to validate lower abstraction levels of the design (e.g., RTL). We illustrate the feasibility and efficiency of our approach on a PCI bus standard

Published in:

2006 IEEE North-East Workshop on Circuits and Systems

Date of Conference:

18-21 June 2006