By Topic

RoC: A Scalable Network on Chip Based on the Token Ring Concept

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Deslauriers, F. ; Ecole Polytechnique de Montreal, Que. ; Langevin, M. ; Bois, G. ; Savaria, Y.
more authors

A recent practice in the development of SoCs is the integration of interconnect networks, since integration offers significant bandwidth increases. This allows implementing multiprocessor systems that communicate more effectively than bus based architectures. This paper proposes a rotator-on-chip (RoC) architecture as a new network-on-chip based on the token ring concept. This scalable network has been integrated into a system level exploration platform for characterization. Increased performance is confirmed and improvements are proposed to decrease packet latency through the network. Results show that the RoC supports a working load of 82%, compared to 58% for the hot potato mesh network and 28% for the SPIN fat tree network

Published in:

Circuits and Systems, 2006 IEEE North-East Workshop on

Date of Conference:

June 2006