By Topic

Fractional-N Direct Digital Frequency Synthesis with a 1-Bit Output

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Rode, J. ; California Univ., San Diego, CA ; Swaminathan, A. ; Galton, I. ; Asbeck, P.M.

A novel digital frequency synthesis (DDS) architecture with a 1-bit output is proposed, simulated, and demonstrated. A new noise shaping quantization algorithm is also evaluated and used within the proposed DDS system. Large tuning ranges and rapid (open loop) response characteristics are achieved with only a static reference frequency input, without the use of analog components, allowing easy integration in digital CMOS processes. Across a tuning range of 10% fref, a noise floor of -80 dBc/Hz and spurious tones lower than -50 dBc are possible with this system

Published in:

Microwave Symposium Digest, 2006. IEEE MTT-S International

Date of Conference:

11-16 June 2006