A 2.5-Gb/s Multi-Rate 0.25--m CMOS Clock and Data Recovery Circuit Utilizing a Hybrid Analog/Digital Loop Filter and All-Digital Referenceless Frequency Acquisition | IEEE Journals & Magazine | IEEE Xplore