By Topic

Design Exploration With Imprecise Latency and Register Constraints

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Chantrapornchai, C. ; Dept. of Comput., Silpakorn Univ., Bangkok ; Surakampontorn, W. ; Sha, E.H.-M.

This paper proposes a design exploration framework that considers impreciseness in design specification. In high-level synthesis, imprecise information is often encountered. Two types of impreciseness are considered, namely: 1) impreciseness underlying on functional unit specifications and 2) impreciseness due to system constraints, i.e., latency and register constraints. The framework is iterative and based on a core scheduling called "register-constrained inclusion scheduling." An example of how the scheduling algorithm works is shown. The effectiveness of the proposed framework for imprecise specification is demonstrated by exploring a design solution for three well-known benchmarks, namely: 1) discrete cosine transform; 2) Voltera filter; and 3) fast Fourier transform. The selected solution meets the acceptability criteria while minimizing the total number of registers

Published in:

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  (Volume:25 ,  Issue: 12 )