By Topic

Exploiting Hysteresys in MCML Circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Alioto, M. ; Dipt. di Ingegneria dell''Informazione, Siena Univ. ; Pancioni, L. ; Rocchi, S. ; Vignoli, V.

In this brief, hysteresis is introduced to improve the noise margin of positive-feedback source-coupled logic (PFSCL) gates, that are a modification of MOS current-mode logic recently proposed by the same authors. To better understand the effect of hysteresis on the performance and the design of these circuits, a simple analytical model of the noise margin is developed. Extensive simulations on a 0.18-mum CMOS process confirm the adequate accuracy of the model. The noise margin improvement due to the hysteresis is then exploited to reduce the logic swing, which can be beneficial in terms of the speed performance or the power consumption. Practical cases where hysteresis is advantageous are identified, and a comparison with PFSCL gates without hysteresis is carried out. Simulations confirm that, in some well-defined cases, hysteresis can significantly reduce the gate delay under a power constraint, or achieve a power saving under a speed constraint. As a fundamental result, hysteresis turns out to be an interesting design option to improve the power efficiency of PFSCL gates

Published in:

Circuits and Systems II: Express Briefs, IEEE Transactions on  (Volume:53 ,  Issue: 11 )