By Topic

Spectrum analysis and vector representation of SRAM bit failures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Itsumi, Manabu ; NTT LSI Labs., Atsugi, Japan ; Akiya, Hideo ; Nakayama, Satoshi ; Yoshino, H.

We present a method for analyzing several common cell failures in SRAM's, i.e., failures caused by defects produced during VLSI processing. Faults, in 64 k-bit CMOS SRAM's with six-transistor type cells used in this study, are classified in terms of the number of faulty cells. Single-cell and adjacent cell faults, which are dominant, are due to blocked contact holes, aluminum 1 short-circuit defects and blocked via holes. A vector plot showing the relation between single-cell and adjacent-cell failure probabilities suggests that blocked contact holes, aluminum 1 short-circuit defects, and blocked via holes can be isolated. This vector representation is useful in monitoring and improving fabrication yields of VLSI circuits. Vector representations are also given for three and four-cell failure probabilities

Published in:

Semiconductor Manufacturing, IEEE Transactions on  (Volume:8 ,  Issue: 3 )