By Topic

Lyapunov stability analyses of digital phase-locked loops

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
D. Simon ; TRW Syst. Integration Group, San Bernadino, CA, USA ; H. El-Sherief

This paper uses Lyapunov stability theory to analyze the stability properties of digital phase lock loops (DPLLs). As is the case with most stability analyses, this paper deals with the noisefree case. While practical analysis and simulation of a real system must include some noise model, a prerequisite for such analysis is the knowledge or assumption of the system's stability. The stability conditions derived in this paper are the same as those obtained elsewhere. The purpose of this paper is to expose Lyapunov theory as a viable option for DPLL design and analysis

Published in:

Systems, Man, and Cybernetics, 1994. Humans, Information and Technology., 1994 IEEE International Conference on  (Volume:3 )

Date of Conference:

2-5 Oct 1994