By Topic

A VHDL synthesis approach to the IEEE P1149.5 bus standard

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
J. L. Kerr ; Texas Instruments Inc., Plano, TX, USA

This paper describes an implementation strategy for the emerging IEEE standard, P1149.5 (Standard Module Test and Maintenance Bus). The approach uses the VHSIC Hardware Description Language (VHDL) to perform a top down design from the behavioral level to a synthesizable level. From the synthesizable level, a gate level VHDL netlist can be generated. A library of synthesizable VHDL modules allows various levels of user customization. By using standard building blocks, designers can concentrate on their specific P1149.5 interface requirements rather than the details of the required functions of P1149.5

Published in:

AUTOTESTCON '93. IEEE Systems Readiness Technology Conference. Proceedings

Date of Conference:

20-23 Sep 1993