A VHDL synthesis approach to the IEEE P1149.5 bus standard

This paper describes an implementation strategy for the emerging IEEE standard, P1149.5 (Standard Module Test and Maintenance Bus). The approach uses the VHSIC Hardware Description Language (VHDL) to perform a top down design from the behavioral level to a synthesizable level. From the synthesizable level, a gate level VHDL netlist can be generated. A library of synthesizable VHDL modules allows various levels of user customization. By using standard building blocks, designers can concentrate on their specific P1149.5 interface requirements rather than the details of the required functions of P1149.5.<
>