Jitter due to signal history in digital logic circuits and its control strategies

The circuit throughput of a logic channel in some high-speed applications is limited by the quality of the transition edge. One important limitation to this quality comes from jitter, especially that arising from signal history. The cause of this type of jitter is discussed, and its accumulation is explored. Some jitter reduction techniques are analyzed.<
>