By Topic

Generalized delay optimization of resistive interconnections through an extension of logical effort

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
K. Venkat ; Silicon Graphics, Inc., Mountain View, CA, USA

The resistance of VLSI interconnections is significant. Previous studies have proposed optimal repeater schemes using simple buffers for delay optimization of the interconnection. A more general approach that handles arbitrary logic gates as well as buffers is proposed. The methodology is based on an extension of the concept of logical effort. The optimization yields proper spacing of the given logic gates, additional repeaters (buffers) required for a given RC line, and sizing of all the gates. This approach is applicable to design situations where existing CMOS logic gates must be considered in the overall repeater scheme

Published in:

Circuits and Systems, 1993., ISCAS '93, 1993 IEEE International Symposium on

Date of Conference:

3-6 May 1993