By Topic

About set and skewed associativity on second-level caches

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Seznec, A. ; IRISA, Rennes, France

In order to achieve high performance on high-end microprocessor systems, second level caches are associated with the microprocessors. Most of current second-level caches are direct-mapped. Recently, a new organization of a partially associative cache was proposed: the skewed-associative cache. In this paper, we investigate the use of partially associative organizations for second-level caches. When the second-level cache lags are implemented on the same chip as the cache controller, the data array in the second-level cache may be organized as a single cache bank and then may be as simple as in the direct-mapped case. Three driven simulations were conducted. They show that using some degree of associativity, and particularly skewed-associativity, on the second-level cache is particularly worthwhile because it significantly reduces both execution time and memory traffic

Published in:

Computer Design: VLSI in Computers and Processors, 1993. ICCD '93. Proceedings., 1993 IEEE International Conference on

Date of Conference:

3-6 Oct 1993