By Topic

Speculative computation for coprocessor synthesis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
U. Holtmann ; Tech. Univ. Braunschweig, Germany ; R. Ernst

Time critical parts of a hardware-software system suitable for coprocessor implementation often contain nested loops. When loop pipelining is employed for high performance, control dependencies (conditional branches) in any part of the loop can become a dominant limitation to pipeline utilization. Speculative computation based on multiple branch prediction is a systematic approach that overcomes the problem of control dependencies and enables wide parallelism. We present the concept and some practical examples showing a speedup of up to three, with little hardware overhead

Published in:

Computer Design: VLSI in Computers and Processors, 1993. ICCD '93. Proceedings., 1993 IEEE International Conference on

Date of Conference:

3-6 Oct 1993