By Topic

Bit-splitting for testability enhancement in scan-based design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Xiaodong Xie ; Dept. of Electr. Eng., Rochester Univ., NY, USA ; Albicki, A.

A new design for testability technique, the bit-splitting for testability enhancement in scan-based design, is presented. The idea is to split some inputs into two independent variables to make the original circuit more controllable and thus more testable. Theoretical study and experiments with two-level circuits indicate that this method can easily provide 100% Single-Path-Sensitization Path Delay Fault Testability (SPDFT). Fault coverage can also be improved for the multi-level circuits and when constrained transformations are used, multi-level circuit can also be made 100% SPDFT

Published in:

Computer Design: VLSI in Computers and Processors, 1993. ICCD '93. Proceedings., 1993 IEEE International Conference on

Date of Conference:

3-6 Oct 1993