By Topic

A novel clock distribution system for CMOS VLSI

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Ishibashi, K. ; Hitachi Ltd., Tokyo, Japan ; Hayashi, T. ; Doi, T. ; Masuda, N.
more authors

A novel all-digital clock distribution system for CMOS VLSI, capable of generating small-skew, four-phase, and non-overlap clock signals when supplied with only a one-phase clock signal, is described. The frequency of the input clock signal can be decreased by 75% without a phase-locked loop (PLL) by adopting this system. The key concept of this system is to extract phase-adjusted multi-phase clock signals from a Multi-tapped Variable Delay Line (MVDL). With the use of a 28-MHz input reference clock, this system has been applied to a 0.8-μm CMOS gate array to produce four-phase 28-MHz clock signals with 12.5% duty cycle. Using the measured delay time of the components, clock skew and delay time variations between phases are estimated to be ±0.6 ns and ±0.5 ns, respectively. Both of these values can be decreased to ±0.2 ns with the adoption of an alternative circuit configuration

Published in:

Computer Design: VLSI in Computers and Processors, 1993. ICCD '93. Proceedings., 1993 IEEE International Conference on

Date of Conference:

3-6 Oct 1993