Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

A low ROM distributed arithmetic implementation of the forward/inverse DCT/DST using rotations

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Karathanasis, H.C. ; Intracom S.A., Peania Attika, Greece

In this paper, we first propose an algorithm for computing the DCT and IDCT using rotations. Then, based on the proposed algorithm, we present a unified VLSI architecture for the real-time implementation of the forward and inverse 8×8 DCT and DST. The rotation circuit which is the main processing unit of this architecture, is realized with distributed arithmetic using the binary offset coding strategy. Exploitation of the rotation properties results in a reduction of the total ROM requirements of the unified architecture, to less than 10% of those of the typical distributed arithmetic DCT/IDCT implementations, thus yielding considerable area savings. Moreover, the proposed architecture can achieve the processing power of 100 Mpixels/sec, if implemented in 0.8 μ CMOS technology, which is sufficient for the real-time processing of HDTV signals

Published in:

Consumer Electronics, IEEE Transactions on  (Volume:41 ,  Issue: 2 )