By Topic

A VLSI architecture for the alternative subsampling-based block matching algorithm

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Hae-Kwan Jung ; Dept. of Electron. Eng., Kyungpook Nat. Univ., Taegu, South Korea ; Chun-Pyo Hong ; Jin-Soo Choi ; Yeong-Ho Ha

A VLSI architecture of the block matching algorithm based on the alternative subsampling method for motion estimation is proposed. The alternative subsampling method reduces the computational complexity by alternatively subsampling the number of pixels within the blocks used to estimate motion vectors, whereas conventional methods limit the number of locations searched. Simulation results show that the performance of this method is very close to full search algorithm. For a subsampling factor of N, this approach can achieve approximately N/2 times of calculation with an additional small overhead associated with the address generator and temporary buffer. In addition, this architecture has about a half of the silicon area compared to Yang's (1989) architecture

Published in:

Consumer Electronics, IEEE Transactions on  (Volume:41 ,  Issue: 2 )