Referenced Items are not available for this document.
A novel circuit scheme for the fast amplification of digital signals is presented. A fully complementary bipolar output stage realizes small delay and steep output signal slopes. The improved performance is achieved by intentionally saturating the bipolar output transistors, which allows one to supply the maximum current to the output. We evaluate the performance of saturated bipolar transistors fabricated on bulk silicon. Compared to known circuit schemes, the proposed circuit shows significantly reduced total delay and power dissipation. The driving capability for large capacitive loads is improved. Samples produced in a 2 μm-BiCMOS technology verify the simulated performance
Published in:
Solid-State Circuits, IEEE Journal of
(Volume:30
,
Issue:
7
)
Date of Publication: Jul 1995
- Page(s):
- 781 - 787
- ISSN :
- 0018-9200
- INSPEC Accession Number:
- 5029529
- Digital Object Identifier :
- 10.1109/4.391117
- Product Type:
- Journals & Magazines
- Date of Current Version :
- 06 August 2002
- Issue Date :
- Jul 1995
- Sponsored by :
- IEEE Solid-State Circuits Society
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
