By Topic

VLSI design of a custom ASIC using VHDL for converting 12-bit binary to BCD

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Guy, B.M., III. ; Center for Manuf. Res. & Technol. Utilization, Tennessee Technol. Univ., Cookeville, TN, USA

Very large scale integration (VLSI) and hardware description languages, such as VHDL, are rapidly becoming an integral part of the tools used for advanced digital design. VLSI can reduce numerous TTL parts and hundreds of connecting wives to a single chip saving valuable space while increasing reliability. Hardware description languages allow complex circuits to be described as a function of circuit behavior and structure. Advances in synthesis tools and standard cell libraries make it possible to create custom application specific integrated circuits (ASICs) from the behavioral and structural descriptions of digital circuits. The paper presents a VLSI design of a custom ASIC to convert 12-bit binary values to BCD format using the hardwave description language VHDL. Included are the design steps and methodology necessary to synthesize a VHDL model for fabrication through MOSIS

Published in:

System Theory, 1995., Proceedings of the Twenty-Seventh Southeastern Symposium on

Date of Conference:

12-14 Mar 1995